IS31FL3706

9×8/8×9 MATRIX LED DRIVER

September 2026

GENERAL DESCRIPTION

The IS31FL3706 is a general purpose 9×8 or 8×9 matrix LED driver programmed via a 1MHz I2C bus compatible interface. Each LED can be dimmed individually with 8-bit PWM data, and each CSy has 8-bit DC current scaling for color calibration. The combination enables 256 steps of linear PWM dimming for each dot and 256 steps of DC current adjustment for each CSy.

Additionally, the open or short state of each LED can be detected and stored in Open-Short Registers. The MCU can then read the Open-Short Registers via the I2C bus and identify which LED in the array is open or short.

The IS31FL3706 features a very low shutdown and quiescent (operational) current. It also supports selectable noise reduction features such as PWM clock spread spectrum and 180 degree phase shifting.

IS31FL3706 is available in QFN-24 package. It operates from 2.7V to 5.5V over the full temperature range of -40°C to +125°C.

FEATURES

- Supply voltage range: 2.7V to 5.5V
- 8 current sinks
- Support 8×n(1~9), 9×8 LED matrix configurations
- Individual 256 PWM control steps
- 256 DC current steps for each CSy
- 64 global current steps
- SDB rising edge resets the I2C interface
- Register programmable PWM frequency: 0.25kHz to 220kHz
- 1MHz I2C-compatible interface
- Individual open and short error detect function
- PWM 180 degree phase shift
- Spread spectrum
- De-ghost with more options to reduce the reverse voltage of LED
- QFN-24(4mm×4mm) package
- RoHS & Halogen-Free Compliance
- TSCA Compliance

APPLICATIONS

- White goods LED display panel
- IOT device

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit (9×8)

Note 1: The VIH of I2C bus should be smaller than VCC. And if VIH is lower than 3.0V, it is recommended add a level shift circuit to avoid extra shutdown current.

Note 2: These optional resistors are for offloading the thermal dissipation ($P=I^2R$) away from the IS31FL3706, for mono red/yellow/orange LED, if $PV_{CC}=V_{CC}=3.3V$, don't need these resistors.

TYPICAL APPLICATION CIRCUIT (CONTINUED)




Figure 2 Typical Application Circuit (8×9)





Figure 3 Typical Application Circuit (24 RGBs)

Note 3: These optional resistors are for offloading the thermal dissipation ($P=I^2R$) away from the IS31FL3706, for red LED, it is recommended to use about 30Ω more than blue/green LED, to offload more extra voltage due to lower forward voltage of red LED.

PIN CONFIGURATION

Package	Pin Configuration (Top View)
QFN-24	

PIN DESCRIPTION

No.	Pin	Description
1~7,24	CS1~CS8	Current sinks output.
8	SW9/CS9	Switch power source or current sink output.
9~16	SW8~SW1	Switch power source.
17	VCC	Power supply.
18	GND	Ground.
19	ISET	Current setting pin.
20	SDA	Serial data.
21	SCL	Serial clock.
22	AD	I2C Address setting.
23	SDB	Shutdown the chip when pull to low.
	Thermal Pad	Need to connect to GND pins.

ORDERING INFORMATION

Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel
IS31FL3706-QFLS4-TR	QFN-24, Lead-free	2500

Copyright © 2026 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V_{CC}	-0.3V ~+6.0V
Voltage at any input pin	-0.3V ~ V_{CC}+0.3V
Maximum junction temperature, T_{JMAX}	+150°C
Storage temperature range, T_{STG}	-65°C ~+150°C
Operating temperature range, T_A=T_J	-40°C ~ +125°C
Package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), θ_{JA}	29.7°C/W
ESD (HBM) ESD (CDM)	±4kV ±750V

Note 4: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

The following specifications apply for V_{CC}= 5V, T_A= 25°C, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{CC}	Supply voltage		2.7		5.5	V
I_{CC}	Quiescent power supply current	V_{SDB}=V_{CC}, R_{ISET}=10kΩ, GCC= 0x40, PWM=0x00, SL=0x00, OPE=0		1.7	2.1	mA
		V_{SDB}=V_{CC}, R_{ISET}=10kΩ, GCC= 0x40, PWM=0x00, SL=0x00, OPE=0		1.34	1.65	
I_{SD}	Shutdown current	V_{SDB}= 0V		0.6		μA
		V_{SDB}= V_{CC}, Configuration Register written "0000 0000"		0.6		
I_{OUT}	Maximum constant current of CSy	R_{ISET}= 10kΩ, GCC= "100 0000" SL= 0xFF		35		mA
		R_{ISET}= 8kΩ, GCC= "100 0000" SL= 0xFF		45		
ΔI_{MAT}	Sink current between channels	I_{OUT}= 36mA (Note 5)	-4		4	%
ΔI_{ACC}	Sink current Between device to device	I_{OUT}= 36mA (Note 6)	-6		6	%
I_{LED}	Average current on each LED I_{LED} = $I_{OUT(PEAK)}$/Duty	R_{ISET}= 10kΩ, GCC= "100 0000" SL= 0xFF, n= 8, Duty= 1/8.26		4.36		mA
V_{HR}	Current switch headroom voltage SWx	I_{SWITCH}= 600mA R_{ISET}= 10kΩ, GCC= "100 0000", SL= 0xFF		500	550	mV
	Current sink headroom voltage CSy	I_{SINK}= 36mA, R_{ISET}= 10kΩ, GCC= "100 0000", SL= 0xFF		350	400	
t_{SCAN}	Period of scanning	B2h= "0x01" (PWM frequency= 34kHz)		29		μs
		B2h= "0x08", 6+2Bit PWM mode (PWM frequency = 220kHz)		4.5	5.25	
t_{NOL1}	Non-overlap blanking time during scan, the SWx and CSy are all off during this time	B2h= "0x01" (PWM frequency= 34kHz)		0.6		μs
t_{NOL2}	Delay total time for CS1 to CS8, during this time, the SWx is on but CSy is not all turned on	B2h= "0x01" (PWM frequency= 34kHz)		0.33		μs

ELECTRICAL CHARACTERISTICS

The following specifications apply for V_{CC}= 5V, T_A= 25°C, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_O	Open threshold	measured at CSy		150		mV
V_S	short threshold	measured at (V_{CC}-V_{CSy})	V_{CC}-1.0	V_{CC}-0.9		V
Logic Electrical Characteristics (SDA, SCL, AD, SDB)						
V_{IL}	Logic “0” input voltage	V_{CC}= 2.7V~5.5V	GND		0.6	V
V_{IH}	Logic “1” input voltage	V_{CC}= 2.7V~5.5V	1.6		V_{CC}	V
V_{HYS}	Input schmitt trigger hysteresis	V_{CC}= 3.6V(Note 7)		0.2		V
I_{IL}	Logic “0” input current	SDB= L, V_{INPUT}= L (Note 7)		5		nA
I_{IH}	Logic “1” input current	SDB= L, V_{INPUT}= H (Note 7)		5		nA

DIGITAL INPUT I2C SWITCHING CHARACTERISTICS (NOTE 5)

Symbol	Parameter	Fast Mode			Fast Mode Plus			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
f_{SCL}	Serial-clock frequency	-		400	-		1000	kHz
t_{BUF}	Bus free time between a STOP and a START condition	1.3		-	0.5		-	μs
$t_{HD, STA}$	Hold time (repeated) START condition	0.6		-	0.26		-	μs
$t_{SU, STA}$	Repeated START condition setup time	0.6		-	0.26		-	μs
$t_{SU, STO}$	STOP condition setup time	0.6		-	0.26		-	μs
$t_{HD, DAT}$	Data hold time	-		-	-		-	μs
$t_{SU, DAT}$	Data setup time	100		-	50		-	ns
t_{LOW}	SCL clock low period	1.3		-	0.5		-	μs
t_{HIGH}	SCL clock high period	0.7		-	0.26		-	μs
t_R	Rise time of both SDA and SCL signals, receiving	-		300	-		120	ns
t_F	Fall time of both SDA and SCL signals, receiving	-		300	-		120	ns

Note 5: I_{OUT} mismatch (bit to bit) $\triangle I_{MAT}$ is calculated:

$$\Delta I_{MAT} = \pm\left(\frac{I_{OUT(MAX)} - I_{OUT(MIN)}}{\left(\frac{I_{OUT1} + I_{OUT2} + \ldots + I_{OUT9}}{9} \times 2\right)}\right) \times 100\%$$


Note 6: I_{OUT} accuracy (device to device) $\triangle I_{ACC}$ is calculated:

$$\Delta I_{ACC} = \pm MAX\left(\frac{I_{OUT(MIN)} - I_{OUT(IDEAL)}}{I_{OUT(IDEAL)}}\right) \times 100\%$$

Where $I_{OUT(IDEAL)}$ =36mA.

Note 7: Guaranteed by design.

FUNCTIONAL BLOCK DIAGRAM



DETAILED DESCRIPTION

I2C INTERFACE

IS31FL3706 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3706 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to "0" for a write command and set A0 to "1" for a read command. The value of bits A1 and A2 are decided by the connection of the AD pin.

Table 1 Slave Address

AD	A7:A3	A2:A1	A0
GND	01101	00	0/1
SCL		01	
SDA		10	
VCC		11	

AD connected to GND, A2:A1=00;
AD connected to VCC, A2:A1=11;
AD connected to SCL, A2:A1=01;
AD connected to SDA, A2:A1=10;

The SCL line is uni-directional. The SDA line is bi-directional (open-drain) with a pull-up resistor (typically 400kHz I2C with 4.7kΩ, 1MHz I2C with 2kΩ). The maximum clock frequency specified by the I2C standard is 1MHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3706.

The timing diagram for the I2C is shown in Figure 4. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3706's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3706 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3706, the register address byte is sent, most significant bit first. IS31FL3706 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3706 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3706, load the address of the data register that the first data byte is intended for. During the IS31FL3706 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3706 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS31FL3706 (Figure 7).

READING OPERATION

Most of the registers can be read.

To read the register, after I2C start condition, the bus master must send the IS31FL3706 device address with the R/$\overline{W}$ bit set to "0", followed by the register address which determines which register is accessed. Then restart I2C, the bus master should send the IS31FL3706 device address with the R/$\overline{W}$ bit set to "1". Data from the register defined by the command byte is then sent from the IS31FL3706 to the master (Figure 8).




Figure 4 I2C Interface Timing




Figure 5 I2C Bit Transfer




Figure 6 I2C Writing to IS31FL3706 (Typical)




Figure 7 I2C Writing to IS31FL3706 (Automatic Address Increment)




Figure 8 I2C Reading from IS31FL3706

Table 2 Register Definition

Address	Name	Function	Table	R/W	Default
04h~8Fh	PWM Register	Set PWM value for LED	3	R/W	0000 0000
93h~9Fh	Scaling Register	Control the DC output current of each CSy	4	R/W	0000 0000
A0h	Configuration Register	Configure the operation mode	5	R/W	0001 0000
A1h	Global Current Control Register	Set the global current	6	R/W	0000 0000
B0h	Pull Down/Up Voltage Selection Register	Set the pull down voltage for SWx and pull up voltage for CSy	7	R/W	0000 0000
B1h	Spread Spectrum Register	Spread spectrum function enable	8	R/W	0000 0000
B2h	PWM Frequency Register	Set the PWM frequency	9	R/W	0000 0001
B3h	Open/Short Register	Select SW for open short detect	10	R/W	0000 0000
B4h~B5h	Open/Short Status Register	Store the open or short information	11-12	R	0000 0000
B6h	Pull down voltage selection	Pull down voltage selection for R ch	13	R/W	0000 0000
CFh	Reset Register	Reset all registers to POR state	-	W	0000 0000

PWM Register




Figure 9 PWM Register

Note 8: The above register address is in hexadecimal format.

Table 3 04h~8Fh PWM Register

Bit	D7:D0
Name	PWM
Default	0000 0000

Each dot has a byte to modulate the PWM duty in 256 steps. The PWM clock frequency is set by the PWM Frequency Register (B2h). The following calculations assume B2h is configured for 34kHz PWM, B2h= "0x01" for t_{SCAN}=29μs, the period of scanning and 0.6μs is t_{NOL1}, the non-overlap time and 0.33μs is the CSy delay time.

The value of the PWM Registers decides the average current of each LED noted I_{LED}.

I_{LED} computed by Formula (1):

$$I_{LED} = \frac{PWM}{256} \times I_{OUT(PEAK)} \times Duty \qquad (1)$$

$$PWM = \sum_{n=0}^{7} D[n] \cdot 2^n$$

Where Duty is the duty cycle of SWx, when n=9,

$$Duty = \frac{29\mu s}{(29\mu s + 0.6\mu s + 0.33\mu s)} \times \frac{1}{9} = \frac{1}{9.29} \qquad (2)$$

When n=8,

$$Duty = \frac{29\mu s}{(29\mu s + 0.6\mu s + 0.33\mu s)} \times \frac{1}{8} = \frac{1}{8.26} \qquad (2)$$

I_{OUT} is the output current of CSy (y=1~9),

$$I_{OUT(PEAK)} = \frac{361.4}{R_{ISET}} \times \frac{GCC}{64} \times \frac{SL}{256} \qquad (3)$$

GCC is the Global Current Control Register (A1h) value, SL is the Scaling Register value as Table 4 and R_{ISET} is the external resistor of ISET pin. D[n] stands for the individual bit value, 1 or 0, in location n.

For example: if D7:D0=1011 0101 (0xB5, 181), GCC= 100 0000, R_{ISET}=10kΩ, SL=1111 1111:

$$I_{LED} = \frac{361.4}{10k\Omega} \times \frac{64}{64} \times \frac{255}{256} \times \frac{1}{9.29} \times \frac{181}{256}$$

Scaling Register




Figure 10 Scaling Register

Note 9: The above register address is in hexadecimal format.

Table 4 93h ~ 9Fh Scaling Register

Bit	D7:D0
Name	SL
Default	0000 0000

Scaling register controls the DC output current of each CSy. Each CSy has a byte to modulate the scaling in 256 steps.

The value of the Scaling Register decides the peak current of each LED noted $I_{OUT(PEAK)}$.

$I_{OUT(PEAK)}$ computed by Formula (3):

$$I_{OUT(PEAK)} = \frac{361.4}{R_{ISET}} \times \frac{GCC}{64} \times \frac{SL}{256} \qquad (3)$$

$$SL = \sum_{n=0}^{7} D[n] \cdot 2^n$$

I_{OUT} is the output current of CSy (y=1~9), GCC is the Global Current Control Register (A1h) value and R_{ISET} is the external resistor of R_{ISET} pin. D[n] stands for the individual bit value, 1 or 0, in location n.

For example: if R_{ISET}=10kΩ, GCC=100 0000, SL=0111 1111:

$$SL = \sum_{n=0}^{7} D[n] \cdot 2^n = 127$$

$$I_{OUT} = \frac{361.4}{10k\Omega} \times \frac{64}{64} \times \frac{127}{256} = 17.93mA$$

$$I_{LED} = 17.93mA \times \frac{1}{9.29} \times \frac{PWM}{256}$$

Table 5 A0h Configuration Register

Bit	D7:D4	D3	D2:D1	D0
Name	SWS	-	OSDE	SSD
Default	0001	0	00	0

The Configuration Register sets operating mode of IS31FL3706.

SSD	Software Shutdown Control
0	Software shutdown
1	Normal operation

OSDE	Open Short Detection Enable
00	Disable open/short detection
01/11	Enable open detection
10	Enable short detection

Note 10: OSDE will be clear to 00 when open short detection is finished.

SWS	SWx Setting
0000	n=9, SW1~SW9, 9SW×8CS matrix
0001	n=8, SW1~SW8, 8SW×9CS matrix
0010	n=7, SW1~SW7, 7SW×9CS matrix, SW8 no-active
0011	n=6, SW1~SW6, 6SW×9CS matrix, SW7~SW8 no-active
0100	n=5, SW1~SW5, 5SW×9CS matrix, SW6~SW8 no-active
0101	n=4, SW1~SW4, 4SW×9CS matrix, SW5~SW8 no-active
0110	n=3, SW1~SW3, 3SW×9CS matrix, SW4~SW8 no-active
0111	n=2, SW1~SW2, 2SW×9CS matrix, SW3~SW8 no-active
1000	SW1~SW9 with same phase, all on.
Others	SW1~SW9, SW1~SW9, 9SW×8CS matrix

When OSDE set to “01”, open detection will be trigger once, the user could trigger open detection again by setting OSDE from “00” to “01”.

When OSDE set “10”, short detection will be trigger once, the user could trigger short detection again by setting OSDE from “00” to “10”.

When SSD is “0”, IS31FL3706 works in software shutdown mode and to normal operate the SSD bit should set to “1”.

SWS controls the duty cycle of the SWx, default mode is 1/8.

Table 6 A1h Global Current Control Register

Bit	D7	D6:D0
Name	-	GCC
Default	0	000 0000

The Global Current Control Register modulates all CSy (y=1~9) DC current which is noted as I_{OUT} in 65 steps, maximum GCC is “100 0000’, if GCC> “1000000”, GCC= “100 0000”.

I_{OUT} is computed by the Formula (3):

$$I_{OUT(PEAK)} = \frac{361.4}{R_{ISET}} \times \frac{GCC}{64} \times \frac{SL}{256}$$

$$GCC = \sum_{n=0}^{7} D[n] \cdot 2^n$$

Where D[n] stands for the individual bit value, 1 or 0, in location n.

Table 7 B0h Pull Down/Up Voltage Selection Register

Bit	D7	D6:D4	D3	D2:D0
Name	PHC	SWPDV	-	CSPUV
Default	0	000	0	000

CSPUV sets pull up voltage of CSy pins pull up deghost voltage. When register B6h CSPUVR = ‘000’, all channels use same pull up as CSPUV in register B0h, if register B6h CSPUVR set to other options, it will use independent CSPUVR setting for all red channels.

PHC	Phase choice
0	0 degree phase delay
1	180 degree phase delay

SWPDV	SWx Pull down Voltage Selection Bit
000	Floating (default)
001	2.6V
010	2.2V
011	1.9V
100	1.6V
101	1.2V
110	0.9V
111	GND

CSPUV	CSy Pull up Voltage Selection Bit
000	No pull up(default)
001	PVCC-2.3V
010	PVCC-2.0V
011	PVCC-1.7V
100	PVCC-1.4V
101	PVCC-1.1V
110	PVCC-0.8V
111	PVCC

Table 8 B1h Spread Spectrum Register

Bit	D7:D5	D4	D3:D2	D1:D0
Name	-	SSP	RNG	CLT
Default	000	0	00	00

When SSP enabled, the spread spectrum function will be enabled and the RNG & CLT bits will adjust the range and cycle time of spread spectrum function.

Note 11: It is not recommended to enable the SSP function when PWM frequency is lower than 34kHz (PWMF=’0010’~’0110’).

SSP	Spread spectrum function enable
0	Disable
1	Enable

RNG	Spread spectrum range
00	±5%
01	±15%
10	±24%
11	±34%

CLT Spread Spectrum cycle time
00 1980μs
01 1200μs
10 820μs
11 660μs

Table 9 B2h PWM Frequency

Bit	D7:D4	D3:D0
Name	-	PWMF
Default	0000	0001

Set the PWM frequency, default is 34kHz. In order to avoid LED display flicker, it is recommended PWM frequency ÷ n is higher than 100Hz, so when PWM frequency is 0.5kHz, n cannot be more than 4, when PWM frequency is 0.25kHz, n cannot be more than 2.

PWMF PWM frequency setting
0000 62kHz
0001 34kHz
0010 4kHz
0011 2kHz
0100 1kHz
0101 0.5kHz (n≤4)
0110 0.25kHz (n≤2)
0111 85kHz
1000 220kHz (6+2 bit PWM mode)

Table 10 B3h Open Short Register

Bit	D7:D4	D3:D0
Name	-	OS of SW
Default	0000	0000

B3h enables/disables open/short detect information which can be detected by selecting the equivalent SW1~9.

When A0h O/S is “10” or “11”, the Open/short detect enable. If O/S is “10”, Open detect enable and if O/S is “11’’, Short detect enable, and the result is stored in B4h~B5h registers.

OS of SW Select which SW to detect
0000 SW1
0001 SW2
…
1000 SW9

Table 11 B4h Open/Short Register (Read Only)

Bit	D7:D3	D2:D0
Name	CS05:CS01	-
Default	00000	xxx

Table 12 B5h Open/Short Register (Read Only)

Bit	D7:D6	D5:D2	D1:D0
Name	CS09:CS08	-	CS07:CS06
Default	00	xxxx	00

0 LED normal
1 LED open or short

Table 13 B6h Pull Down Voltage Selection

Bit	D7	D6	D5:D4	D3	D2:D0
Name	OPE	-	DTS	-	CSPUVR
Default	0	-	00	-	000

When CSPUVR= ‘000’, RGB uses same pull up as CSPUV in register B0h, if set to other options, it will use independent CSPUVR setting for all red channels.

OPE OP Enable
0 Enable
1 Disable

DTS Interval De-ghost Time
00 5 PWM clock cycle(default)
01 12 PWM clock cycle
10 24 PWM clock cycle
11 36 PWM clock cycle

CSPUVR CSy Pull up Voltage Selection Bit for R ch
000 Control by CSPUV of B0h(default)
001 PVCC-2.3V
010 PVCC-2.0V
011 PVCC-1.7V
100 PVCC-1.4V
101 PVCC-1.1V
110 PVCC-0.8V
111 PVCC

CFh Reset Register

Once the Reset Register is updated with 0xAE, all the IS31FL3706 registers will be reset to their default values. Upon initial power-up, the IS31FL3706 registers will also reset to their default values for a blank display.

APPLICATION INFORMATION




Figure 11 Scanning Timing

SCANNING TIMING

As shown in Figure above, the SW1~SW9 is turned on by serial, LED is driven 8 by 9 within the SWx (x=1~9) on time (SWx, x=1~9 is source and it is high when LED on), including the non-overlap blanking time during scan, the duty cycle of SWx (active high, x=1~9) is (n=9):

$$Duty = \frac{29\mu s}{(29\mu s+0.6\mu s+0.33\mu s)} \times \frac{1}{9} = \frac{1}{9.29} \qquad (2)$$

When n=8,

$$Duty = \frac{29\mu s}{(29\mu s+0.6\mu s+0.33\mu s)} \times \frac{1}{8} = \frac{1}{8.26} \qquad (2)$$

Where PWM Frequency Register B2h= “0x01” (PWM frequency= 34kHz) for t_{SCAN}= 29μs, the period of scanning and 0.6μs is t_{NOL1}, the non-overlap time and 0.33μs is the CSy delay time.

POWER ON SEQUENCE

The IS31FL3706 integrates a power-on reset (POR) feature associated with the input supply voltage VCC. The IS31FL3706 will be initialized when VCC exceeds 2.4V (Typ., 2.7V max.) until then all the control circuits and configuration registers will be held in reset while the internal voltage stabilizes (≥ 2.4V).

The IS31FL3706 enters a hardware shutdown mode when the SDB pin is pulled low. During hardware shutdown the state Function Registers can be accessed but all analog circuits are disabled to conserve power. Once VCC stabilizes > 2.4V, a rising edge of the SDB signal will reset the I2C bus and cause the chip to exit hardware shutdown mode. Since there could be I2C bus transactions prior to the rising edge of the SDB pin, it is recommended to allow 10μs prior to and after the rising edge before beginning any I2C bus transaction.




Figure 12 SDB Pin Sequence

Note 12: There should be no I2C operation 10μs before VCC remain ≥2.4V.

Note 13: I2C operation is allowed while SDB is low and VCC ≥2.4V.

Note 14: There should be no I2C operation 10μs before and after SDB rising edge.

PWM CONTROL

After setting the I_{OUT} and GCC, the brightness of each LEDs (LED average current (I_{LED})) can be modulated with 256 steps by PWM Register, as described in Formula (1).

$$I_{LED} = \frac{PWM}{256} \times I_{OUT\,(PEAK)} \times Duty \quad (1)$$

Where PWM is PWM Registers' (04h~8Fh) data showing in Table 3.

For example, in Figure 1, if R_{ISET}= 10kΩ, PWM= 1011 0101 (0xB5, 181), and GCC= 100 0000, SL= 1111 1111, then,

$$I_{OUT(PEAK)} = \frac{361.4}{R_{ISET}} \times \frac{GCC}{64} \times \frac{SL}{256}$$

$$I_{LED} = \frac{361.4}{10k\Omega} \times \frac{64}{64} \times \frac{255}{256} \times \frac{1}{9.29} \times \frac{181}{256}$$

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

GAMMA CORRECTION

In order to perform a better visual LED breathing effect we recommend using a gamma corrected PWM value to set the LED intensity. This results in a reduced number of steps for the LED intensity setting, but causes the change in intensity to appear more linear to the human eye.

Gamma correction, also known as gamma compression or encoding, is used to encode linear luminance to match the non-linear characteristics of display. Since the IS31FL3706 can modulate the brightness of the LEDs with 256 steps, a gamma correction function can be applied when computing each subsequent LED intensity setting such that the changes in brightness matches the human eye's brightness curve.

Table 14 32 Gamma Steps with 256 PWM Steps

C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	4	6	10	13	18
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
22	28	33	39	46	53	61	69
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
78	86	96	106	116	126	138	149
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
161	173	186	199	212	226	240	255




Figure 13 Gamma Correction (32 Steps)

Choosing more gamma steps provides for a more continuous looking breathing effect. This is useful for very long breathing cycles. The recommended configuration is defined by the breath cycle T. When T=1s, choose 32 gamma steps, when T=2s, choose 64 gamma steps. The user must decide the final number of gamma steps not only by the LED itself, but also based on the visual performance of the finished product.

Table 15 64 Gamma Steps with 256 PWM Steps

C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	3	4	5	6	7
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
8	10	12	14	16	18	20	22
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
24	26	29	32	35	38	41	44
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
47	50	53	57	61	65	69	73
C(32)	C(33)	C(34)	C(35)	C(36)	C(37)	C(38)	C(39)
77	81	85	89	94	99	104	109
C(40)	C(41)	C(42)	C(43)	C(44)	C(45)	C(46)	C(47)
114	119	124	129	134	140	146	152
C(48)	C(49)	C(50)	C(51)	C(52)	C(53)	C(54)	C(55)
158	164	170	176	182	188	195	202
C(56)	C(57)	C(58)	C(59)	C(60)	C(61)	C(62)	C(63)
209	216	223	230	237	244	251	255




Figure 14 Gamma Correction (64 Steps)

Note 15: The data of 32 gamma steps is the standard value and the data of 64 gamma steps is the recommended value.

OPERATING MODE

IS31FL3706 can only operate in PWM Mode. The brightness of each LED can be modulated with 256 steps by PWM registers. For example, if the data in PWM Register is “0000 0100”, then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

OPEN/SHORT DETECT FUNCTION

IS31FL3706 has individual LED open and short detection capability.

By setting the OSDE bits of the Configuration Register (A0h) from “00” to “01” or “10”, the LED Open/short Register will begin storing the open/short information After 2 scan cycles, the MCU can read the open/short information stored in registers B4h~B5h. The open/short data will not get refreshed while setting the OSDE bit of the Configuration Register.

There are two configurations which need to be set prior to configuring the OSDE bits:

1) 0x0F≤A1h≤0x40 adjust LED current
2) B0h=0x00, disable pullup/pulldown voltage

Where A1h is the Global Current Control Register and B0h is the Pull Down/UP voltage Selection Register.

The detect action is one-time event, so each time before reading out the open/short information, the OSDE bit of the Configuration Register (A0h) needs to be set from “0” to “1” (clear before set operation).

DE-GHOST FUNCTION

The “ghost” term is used to describe the behavior of an LED that should be OFF but instead glows dimly when another LED is turned ON. A ghosting effect typically can occur when multiplexing LEDs. In matrix architecture any parasitic capacitance found in the constant-current outputs or the PCB traces to the LEDs may provide sufficient current to dimly light an LED to create a ghosting effect.

To prevent this LED ghost effect, the IS31FL3706 has integrated Pull down voltage for each SWx (x=1~9) and Pull up voltage for each CSy (y=1~9). Select the right SWx Pull down voltage (B0h) and CSy Pull up voltage (B0h) which eliminates the ghost LED for a particular matrix layout configuration.

Typically, selecting the SWx Pull down to 2.6V，CS Pull up to PV_{CC}-1.7V will be sufficient to eliminate the LED ghost phenomenon.

SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

Software Shutdown

By setting SSD bit of the Configuration Register (A0h) to “0”, the IS31FL3706 will operate in software shutdown mode. When the IS31FL3706 is in software shutdown, all current sources are switched off, so that the matrix is blanked. All registers can be operated. Typical current consumption is 0.6μA.

Hardware Shutdown

The chip enters hardware shutdown when the SDB pin is pulled low. All analog circuits are disabled during hardware shutdown, typical the current consumption is 0.6μA.

The chip releases hardware shutdown when the SDB pin is pulled high.

If V_{CC} has a risk of dropping below 1.75V but remain above 0.1V while the SDB pin is pulled low, please re-initialize all Function Registers before SDB is pulled high.

LAYOUT

As described previously, depending on the current set resistor (R_{ISET}) value and current register settings, the chip can consumes lots of power. Please consider the below factors during the PCB layout phase.

1. The V_{CC} capacitors need to be close to the VCC pin 23 with their ground pins well connected to the GND of the chip.

2. R_{ISET} should be close to the chip and the ground side should well connect to the GND of the chip.

3. The thermal pad should connect to ground pins and the PCB should have the thermal pad too, usually this pad should have 9 or 16 vias thru the PCB to the other side’s ground area to help radiate the heat. About the thermal pad size, please refer to the land pattern of each package.

4. The CSy pins will have a maximum current of 36mA (R_{ISET}=10kΩ). However, the SWx pins maximum current is larger since it is the combined current of the CSy pins. Therefore, the width of the SWx trace needs to be much wider than the CSy trace.

CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 15 Classification Profile

PACKAGE INFORMATION

QFN-24




SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	—	0.05
A3		0.203REF	
D	3.90	4.00	4.10
E	3.90	4.00	4.10
D1	2.30	—	2.80
e		0.50BSC	
E1	2.30	—	2.80
L	0.30	0.40	0.50
b	0.18	0.25	0.30
K		0.20MIN	

233-570-260 Rev. A

NOTES:
The thermal pad shows different shape among different factories.

RECOMMENDED LAND PATTERN

QFN-24



Note:

1. Land pattern complies to IPC-7351.
2. All dimensions in MM.
3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.

REVISION HISTORY

Revision	Detail Information	Date
0A	Initial release	2026.03.24
0B	Update Register description	2026.08.11
0C	Update EC	2026.08.25
A	Release to mass production	2026.09.17